Modeling and Compensation Design for a Power Hardware-in-the-Loop Simulation of an AC Distribution System

Kumaraguru Prabakar; Annabelle Pratt; Murali Baggu; Ali Hariri; Nathan Ainsworth

doi:10.1109/NAPS.2016.7747941

Modeling and Compensation Design for a Power Hardware-in-the-Loop Simulation of an AC Distribution System

Kumaraguru Prabakar, Annabelle Pratt, Murali Baggu, Ali Hariri, Nathan Ainsworth

National Renewable Energy Laboratory

Research output: Contribution to conference › Paper › peer-review

38 Scopus Citations

Abstract

Power hardware-in-the-loop (PHIL) simulation, where actual hardware under text is coupled with a real-time digital model in closed loop, is a powerful tool for analyzing new methods of control for emerging distributed power systems. However, without careful design and compensation of the interface between the simulated and actual systems, PHIL simulations may exhibit instability and modeling inaccuracies. This paper addresses issues that arise in the PHIL simulation of a hardware battery inverter interfaced with a simulated distribution feeder. Both the stability and accuracy issues are modeled and characterized, and a methodology for design of PHIL interface compensation to ensure stability and accuracy is presented. The stability and accuracy of the resulting compensated PHIL simulation is then shown by experiment.

Original language	American English
Number of pages	6
DOIs	https://doi.org/10.1109/NAPS.2016.7747941 https://doi.org/10.1109/NAPS.2016.7747941
State	Published - 17 Nov 2016
Event	48th North American Power Symposium, NAPS 2016 - Denver, United States Duration: 18 Sep 2016 → 20 Sep 2016

Conference

Conference	48th North American Power Symposium, NAPS 2016
Country/Territory	United States
City	Denver
Period	18/09/16 → 20/09/16

Bibliographical note

See NREL/CP-5D00-70263 for preprint

NREL Publication Number

NREL/CP-5D00-66520

Keywords

Power Hardware-in-the-Loop
Power system dynamics
Power system simulation
Stability analysis

Access to Document

Cite this

@conference{aacc8809601d4b0fb34d08dc5312e6dd,

title = "Modeling and Compensation Design for a Power Hardware-in-the-Loop Simulation of an AC Distribution System",

abstract = "Power hardware-in-the-loop (PHIL) simulation, where actual hardware under text is coupled with a real-time digital model in closed loop, is a powerful tool for analyzing new methods of control for emerging distributed power systems. However, without careful design and compensation of the interface between the simulated and actual systems, PHIL simulations may exhibit instability and modeling inaccuracies. This paper addresses issues that arise in the PHIL simulation of a hardware battery inverter interfaced with a simulated distribution feeder. Both the stability and accuracy issues are modeled and characterized, and a methodology for design of PHIL interface compensation to ensure stability and accuracy is presented. The stability and accuracy of the resulting compensated PHIL simulation is then shown by experiment.",

keywords = "Power Hardware-in-the-Loop, Power system dynamics, Power system simulation, Stability analysis",

author = "Kumaraguru Prabakar and Annabelle Pratt and Murali Baggu and Ali Hariri and Nathan Ainsworth",

note = "See NREL/CP-5D00-70263 for preprint; 48th North American Power Symposium, NAPS 2016 ; Conference date: 18-09-2016 Through 20-09-2016",

year = "2016",

month = nov,

day = "17",

doi = "10.1109/NAPS.2016.7747941",

language = "American English",

}

TY - CONF

T1 - Modeling and Compensation Design for a Power Hardware-in-the-Loop Simulation of an AC Distribution System

AU - Prabakar, Kumaraguru

AU - Pratt, Annabelle

AU - Baggu, Murali

AU - Hariri, Ali

AU - Ainsworth, Nathan

N1 - See NREL/CP-5D00-70263 for preprint

PY - 2016/11/17

Y1 - 2016/11/17

N2 - Power hardware-in-the-loop (PHIL) simulation, where actual hardware under text is coupled with a real-time digital model in closed loop, is a powerful tool for analyzing new methods of control for emerging distributed power systems. However, without careful design and compensation of the interface between the simulated and actual systems, PHIL simulations may exhibit instability and modeling inaccuracies. This paper addresses issues that arise in the PHIL simulation of a hardware battery inverter interfaced with a simulated distribution feeder. Both the stability and accuracy issues are modeled and characterized, and a methodology for design of PHIL interface compensation to ensure stability and accuracy is presented. The stability and accuracy of the resulting compensated PHIL simulation is then shown by experiment.

AB - Power hardware-in-the-loop (PHIL) simulation, where actual hardware under text is coupled with a real-time digital model in closed loop, is a powerful tool for analyzing new methods of control for emerging distributed power systems. However, without careful design and compensation of the interface between the simulated and actual systems, PHIL simulations may exhibit instability and modeling inaccuracies. This paper addresses issues that arise in the PHIL simulation of a hardware battery inverter interfaced with a simulated distribution feeder. Both the stability and accuracy issues are modeled and characterized, and a methodology for design of PHIL interface compensation to ensure stability and accuracy is presented. The stability and accuracy of the resulting compensated PHIL simulation is then shown by experiment.

KW - Power Hardware-in-the-Loop

KW - Power system dynamics

KW - Power system simulation

KW - Stability analysis

UR - http://www.scopus.com/inward/record.url?scp=85006830398&partnerID=8YFLogxK

U2 - 10.1109/NAPS.2016.7747941

DO - 10.1109/NAPS.2016.7747941

M3 - Paper

AN - SCOPUS:85006830398

T2 - 48th North American Power Symposium, NAPS 2016

Y2 - 18 September 2016 through 20 September 2016

ER -

Modeling and Compensation Design for a Power Hardware-in-the-Loop Simulation of an AC Distribution System

Abstract

Conference

Bibliographical note

NREL Publication Number

Keywords

Access to Document

Other files and links

Fingerprint

Cite this